Database:

Search:

Refine Search

Search Results -

Term	Documents
(1 AND 29).PGPB,USPT.	5
(L29 AND L1).PGPB,USPT.	5

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L33

Refine Search
Recall Text
Clear

Interrupt

Search History

DATE: Wednesday, March 29, 2006 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB =	PGPB,USPT; PLUR=YES; OP=OR	•	
<u>L33</u>	L29 and 11	5	<u>L33</u>
<u>L32</u>	L29 and 12	. 4	<u>L32</u>
<u>L31</u>	L29 and l4	2	<u>L31</u>
<u>L30</u>	L29 and l3	2	<u>L30</u>
<u>L29</u>	(710/107-317, 200-244)![CCLS]	6968	<u>L29</u>
DB =	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L28</u>	710/107-317, 200-244	17	<u>L28</u>
<u>L27</u>	L23 and 113	0	<u>L27</u>
<u>L26</u>	L23 and 112	2	<u>L26</u>
<u>L25</u>	L23 and [11]	7	<u>L25</u>
<u>L24</u>	L23 and 16	13	<u>L24</u>

<u>L23</u>	11 and (dram\$1 or dynamic\$3 near4 memor\$4)	93	<u>L23</u>
<u>L22</u>	11 and (dram\$1 or dynamic\$3 near4 memor\$4)d	6495335	<u>L22</u>
<u>L21</u>	14 and 113	0	<u>L21</u>
<u>L20</u>	14 and 112	1	<u>L20</u>
<u>L19</u>	l4 and l11	5	<u>L19</u>
<u>L18</u>	14 and 16	9	<u>L18</u>
<u>L17</u>	12 and 113	0	<u>L17</u>
<u>L16</u>	l2 and l12	4	<u>L16</u>
<u>L15</u>	·12 and 111	-13	<u>L15</u>
<u>L14</u>	12 and 16	23	<u>L14</u>
DB=	PGPB,USPT; PLUR=YES; OP=OR		
<u>L13</u>	(716/5-18)![CCLS]	6480	<u>L13</u>
<u>L12</u>	(712/31-40)[CCLS]	1523	<u>L12</u>
<u>L11</u>	(712/16-43)[CCLS]	3913	<u>L11</u>
DB=	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L10</u>	11 and host\$3	72	<u>L10</u>
DB=	PGPB,USPT; PLUR=YES; OP=OR		
<u>L9</u>	L7 and (master or host\$3)	0	<u>L9</u>
<u>L8</u>	L7 and host\$3	0	<u>L8</u>
<u>L7</u>	5822606.pn. and host\$3	. 0	<u>L7</u>
<u>L6</u>	(712/2-300)[CCLS]	11961	<u>L6</u>
DB=	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L5</u>	L4 and multimedia	5	<u>L5</u>
<u>L4</u>	L3 and (dram\$1 or dynamic\$3 near4 memor\$4)	31	<u>L4</u>
<u>L3</u>	L2 and vector near3 register\$1	58	<u>L3</u>
<u>L2</u>	L1 and load and store	140	<u>L2</u>
<u>L1</u>	vector near15 scalar and (one or sngle) near3 (chip or chipset) and (arbitrat\$5 or switch\$5 or mux or multiplex\$5) near8 (data or media or stream\$1 or input\$1)	211	<u>L1</u>

END OF SEARCH HISTORY